Power Distribution Network Design for VLSI
Qing K. Zhu "Power Distribution Network Design for VLSI"
Publisher: Wiley-Interscience | Pages: 207 | 2004-02-19 | ISBN:0471657204 | PDF | 4,8 Mb
Publisher: Wiley-Interscience | Pages: 207 | 2004-02-19 | ISBN:0471657204 | PDF | 4,8 Mb
A hands-on troubleshooting guide for VLSI network designers
The primary goal in VLSI (very large scale integration) power network design is to provide enough power lines across a chip to reduce voltage drops from the power pads to the center of the chip. Voltage drops caused by the power network’s metal lines coupled with transistor switching currents on the chip cause power supply noises that can affect circuit timing and performance, thus providing a constant challenge for designers of high-performance chips.
Power Distribution Network Design for VLSI provides detailed information on this critical component of circuit design and physical integration for high-speed chips. A vital tool for professional engineers (especially those involved in the use of commercial tools), as well as graduate students of engineering, the text explains the design issues, guidelines, and CAD tools for the power distribution of the VLSI chip and package, and provides numerous examples for its effective application.