Tags
Language
Tags
December 2024
Su Mo Tu We Th Fr Sa
1 2 3 4 5 6 7
8 9 10 11 12 13 14
15 16 17 18 19 20 21
22 23 24 25 26 27 28
29 30 31 1 2 3 4

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis (repost)

Posted By: arundhati
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis (repost)

Sumit Ahuja, Avinash Lakshminarayana and Sandeep Kumar Shukla, "Low Power Design with High-Level Power Estimation and Power-Aware Synthesis"
English | ISBN: 1461408717 | 2012 | 200 pages | PDF | 4 MB

This book presents novel research techniques, algorithms, methodologies and experimental results for high level power estimation and power aware high-level synthesis. Readers will learn to apply such techniques to enable design flows resulting in shorter time to market and successful low power ASIC/FPGA design.