Cadence SPB OrCAD 16.60.015 Hotfix
Cadence SPB OrCAD 16.60.015 Hotfix | 813.4 mb
Cadence Design Systems, Inc. announce hotfix version 015 for 16.60 release. This update includes some critical bug fixes.
Cadence Design Systems, Inc., a leader in global electronic design innovation, launched the Cadence OrCAD 16.6 design solution with new features, enhanced customization capabilities, and 20 percent simulation performance improvements that provide customers a shorter, more predictable path to product creation.
This latest release offers numerous improvements to tool usability and performance, but at the heart of 16.6 are three key benefits: enhanced miniaturization capabilities, timing-aware physical implementation and verification for faster timing closure, and the industry’s first electrical CAD team collaboration environment for PCB design using Microsoft SharePoint technology.
A hot fix is a software maintenance package containing a small number of code fixes, designed to fix a sall number of critical problems. A hot fix enables a customer to receive fixes for urgent problems, without having to wait for the next service pack.
Each successive Fix Pack is comprehensive and contains the material from the earlier Fix Packs for that Release, as well as all Interim Fixes made available since the previous Fix Pack or full Release. In other words, when multiple Fix Packs are available, you would not need to apply Fix Pack 1 before applying Fix Pack 2.
====================================================================================================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
========================================================================================================
1156102 PCB_LIBRARIAN CORE PDV severe performance degradation on Linux platform makes PDV counter productive after some time
1165756 CONCEPT_HDL CORE DE HDL 16.6 adding ASCII character to properties
1169896 ADW LRM Library Revision Manager makes updates but the interface never returns to the user
1170635 SIP_LAYOUT WIZARDS BGA PIN NAME doesn't sync with PIN Number
1171061 ALLEGRO_EDITOR PLACEMENT Place Replicate Apply cannot place module
1171415 CONCEPT_HDL CORE Mismatch in the interface ports in design bw_hybrid for block a38410_scsp
1171598 APD WIREBOND Cannot load xml over 65 profiles defined in file.
1171713 ADW LRM Blank lines appear in the LRM - RM-Clicking causes LRM to crash
1172576 SIP_LAYOUT IMPORT_DATA AIF import fails with Error: symbol is missing refdes
1172938 ALLEGRO_EDITOR PLOTTING Export IPF probrem
1173190 ALLEGRO_EDITOR ARTWORK Not able to Add/ Replace film_setup.txt file in Artwork control file.
1173750 ALLEGRO_EDITOR REPORTS SIP tool crash when clicking report "Net Loop Report"
1175582 ALLEGRO_EDITOR SKILL axlDBCreateFilmRec error undifined function
CCRID PRODUCT PRODUCTLEVEL2 TITLE
========================================================================================================
1156102 PCB_LIBRARIAN CORE PDV severe performance degradation on Linux platform makes PDV counter productive after some time
1165756 CONCEPT_HDL CORE DE HDL 16.6 adding ASCII character to properties
1169896 ADW LRM Library Revision Manager makes updates but the interface never returns to the user
1170635 SIP_LAYOUT WIZARDS BGA PIN NAME doesn't sync with PIN Number
1171061 ALLEGRO_EDITOR PLACEMENT Place Replicate Apply cannot place module
1171415 CONCEPT_HDL CORE Mismatch in the interface ports in design bw_hybrid for block a38410_scsp
1171598 APD WIREBOND Cannot load xml over 65 profiles defined in file.
1171713 ADW LRM Blank lines appear in the LRM - RM-Clicking causes LRM to crash
1172576 SIP_LAYOUT IMPORT_DATA AIF import fails with Error: symbol is missing refdes
1172938 ALLEGRO_EDITOR PLOTTING Export IPF probrem
1173190 ALLEGRO_EDITOR ARTWORK Not able to Add/ Replace film_setup.txt file in Artwork control file.
1173750 ALLEGRO_EDITOR REPORTS SIP tool crash when clicking report "Net Loop Report"
1175582 ALLEGRO_EDITOR SKILL axlDBCreateFilmRec error undifined function
About Cadence Design Systems, Inc.
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.
visit my blog
Name: Cadence SPB OrCAD
Version: (32bit) 16.60.015 Hotfix
Home: www.cadence.com
Interface: english
OS: Windows XP / Vista / Seven
System Requirements: Cadence SPB OrCAD 16.60.000 - 16.60.014
Size: 813.4 mb
Special Thanks 0mBrE
No mirrors please