Cadence SPB OrCAD 16.60.025 Hotfix
Cadence SPB OrCAD 16.60.025 Hotfix | 967.7 mb
Cadence Design Systems Ltd., a world-renowned provider of EDA software, has released an hotfix 025 for Cadence SPB OrCAD 16.60, software a comprehensive package design of electronic circuits, analog and digital simulation, IC design of programmable logic and custom circuits, as well as the development and preparation for the production of printed circuit boards.
Cadence Design Systems, Inc., a leader in global electronic design innovation, launched the Cadence OrCAD 16.6 design solution with new features, enhanced customization capabilities, and 20 percent simulation performance improvements that provide customers a shorter, more predictable path to product creation.
This latest release offers numerous improvements to tool usability and performance, but at the heart of 16.6 are three key benefits: enhanced miniaturization capabilities, timing-aware physical implementation and verification for faster timing closure, and the industry’s first electrical CAD team collaboration environment for PCB design using Microsoft SharePoint technology.
=================================================================================================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
=================================================================================================
1194646 CONCEPT_HDL GLOBALCHANGE Global Update > Global Component Change does not work
1227843 SIG_EXPLORER EXTRACTTOP Cannot extract the topology correctly.
1231510 ALLEGRO_EDITOR INTERFACES IDX exchanges with CREO 5.0 issues
1233030 SIG_INTEGRITY GEOMETRY_EXTRACT Net Parasitic of ground Connection
1236961 SIP_LAYOUT OTHER Moving component using Place Manual -H causes mirror_geometry.
1241456 ALLEGRO_EDITOR EDIT_ETCH When creating Die pins or changing their attributes an oval is placed on the pin
1242461 SIP_LAYOUT OTHER SiP Layout - DIE is being mirrored when placing
1242682 CONCEPT_HDL PDF PDF Pubisher crash DEHDL on design
1242685 SIG_INTEGRITY SIGNOISE Incorrect net name was displayed/output if the net include consecutive underscore.
1243357 ALLEGRO_EDITOR INTERFACES Ability to add any new name
1243758 ADW COMPONENT_BROWSE I don't see an option to switch between database and cache mode
1244325 ALLEGRO_EDITOR INTERFACES Merge all the BOMItems with same part number into one single entry in IPC2581B.
1245363 CONCEPT_HDL CORE Design Entry HDL program crashes upon save
1245790 ALLEGRO_EDITOR PADS_IN Bug: PADS Translation with 16.6s023 gives parse error
1246343 ALLEGRO_EDITOR SKILL axlAirGap command is broken in s022
1246419 CONSTRAINT_MGR OTHER Netrev fails with SPMHGE-268 on existing design
1246878 CONCEPT_HDL CORE Changing Symbol in Variant Editor makes schematic page crash
1246884 ALLEGRO_EDITOR GRAPHICS Infinite cursor disappears from the canvas after step package mapping GUI is closed.
1247016 ALLEGRO_EDITOR INTERFACES STEP Model of connector cannot be zoomed sufficiently after mapping it to symbol dra file.
1247107 ALLEGRO_EDITOR INTERFACES Incorrect Spelling in IPC-2581 EntryFillDesc field
1247177 SIP_LAYOUT WIREBOND Bondfingers not aligning to wire when tack point on the other wire end is moved from center
1247400 ALLEGRO_EDITOR INTERFACES option to Export optimized PDF in color
CCRID PRODUCT PRODUCTLEVEL2 TITLE
=================================================================================================
1194646 CONCEPT_HDL GLOBALCHANGE Global Update > Global Component Change does not work
1227843 SIG_EXPLORER EXTRACTTOP Cannot extract the topology correctly.
1231510 ALLEGRO_EDITOR INTERFACES IDX exchanges with CREO 5.0 issues
1233030 SIG_INTEGRITY GEOMETRY_EXTRACT Net Parasitic of ground Connection
1236961 SIP_LAYOUT OTHER Moving component using Place Manual -H causes mirror_geometry.
1241456 ALLEGRO_EDITOR EDIT_ETCH When creating Die pins or changing their attributes an oval is placed on the pin
1242461 SIP_LAYOUT OTHER SiP Layout - DIE is being mirrored when placing
1242682 CONCEPT_HDL PDF PDF Pubisher crash DEHDL on design
1242685 SIG_INTEGRITY SIGNOISE Incorrect net name was displayed/output if the net include consecutive underscore.
1243357 ALLEGRO_EDITOR INTERFACES Ability to add any new name
1243758 ADW COMPONENT_BROWSE I don't see an option to switch between database and cache mode
1244325 ALLEGRO_EDITOR INTERFACES Merge all the BOMItems with same part number into one single entry in IPC2581B.
1245363 CONCEPT_HDL CORE Design Entry HDL program crashes upon save
1245790 ALLEGRO_EDITOR PADS_IN Bug: PADS Translation with 16.6s023 gives parse error
1246343 ALLEGRO_EDITOR SKILL axlAirGap command is broken in s022
1246419 CONSTRAINT_MGR OTHER Netrev fails with SPMHGE-268 on existing design
1246878 CONCEPT_HDL CORE Changing Symbol in Variant Editor makes schematic page crash
1246884 ALLEGRO_EDITOR GRAPHICS Infinite cursor disappears from the canvas after step package mapping GUI is closed.
1247016 ALLEGRO_EDITOR INTERFACES STEP Model of connector cannot be zoomed sufficiently after mapping it to symbol dra file.
1247107 ALLEGRO_EDITOR INTERFACES Incorrect Spelling in IPC-2581 EntryFillDesc field
1247177 SIP_LAYOUT WIREBOND Bondfingers not aligning to wire when tack point on the other wire end is moved from center
1247400 ALLEGRO_EDITOR INTERFACES option to Export optimized PDF in color
About Cadence Design Systems, Inc.
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.
visit my blog
Name: Cadence SPB OrCAD
Version: (32bit) 16.60.025 Hotfix
Home: www.cadence.com
Interface: english
OS: Windows XP / Vista / Seven / 8
System Requirements: Cadence SPB OrCAD 16.60.000 - 16.60.024
Size: 967.7 mb
Special Thanks 0mBrE
No mirrors please