Cadence SPB OrCAD 16.60.019 Hotfix | 884.1 mb
Cadence Design Systems, Inc. announce hotfix version 019 for 16.60 release. This update includes some critical bug fixes.
Cadence Design Systems, Inc. announce hotfix version 019 for 16.60 release. This update includes some critical bug fixes.
Cadence Design Systems, Inc., a leader in global electronic design innovation, launched the Cadence OrCAD 16.6 design solution with new features, enhanced customization capabilities, and 20 percent simulation performance improvements that provide customers a shorter, more predictable path to product creation.
This latest release offers numerous improvements to tool usability and performance, but at the heart of 16.6 are three key benefits: enhanced miniaturization capabilities, timing-aware physical implementation and verification for faster timing closure, and the industry’s first electrical CAD team collaboration environment for PCB design using Microsoft SharePoint technology.
=====================================================================================================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
=====================================================================================================
1176155 CONCEPT_HDL CORE Graphics remnants with 16.6 QIR 3
1178272 CONCEPT_HDL OTHER Verilog netlist does not include split blocks correctly
1190782 FSP FPGA_SUPPORT Support for Altera > 5SGXEA9N2F45 device.
1194140 ADW LRM SYNC_PROPERTIES is not resolving issues a based sync_properties settings
1195744 APD EDIT_ETCH Diff_Pair routing fails on certain Uvias in the pair.
1196704 ALLEGRO_EDITOR INTERFACES ENH: During ipc2581 export checkboxes corresponding to їMiscellaneous Image Layersї should automatically get selected
1198340 ALLEGRO_EDITOR OTHER Multiple -product option on the Allegro command line does not access the second -product
1198596 ALLEGRO_EDITOR INTERFACES When copper thickness is increased for the outer layers, step Viewer does not show correct component position.
1199673 PCB_LIBRARIAN OTHER Component Browser fails to load footrpints if they are set with UNC path
1199889 ALLEGRO_EDITOR DATABASE Allegro crashing with latest hotfix.
1200303 ALLEGRO_EDITOR GRAPHICS 3D Viewer does not update after changing STEP model mapping
1200449 ALLEGRO_EDITOR REPORTS Allegro crashes when generating Net Loop Report.
1200915 ALLEGRO_EDITOR DATABASE Reducing accuracy of this specific design crashes Allegro
1201011 ADW COMPONENT_BROWSE Component Browser crashes in DB mode
1201376 ALLEGRO_EDITOR INTERFACES Allegro hangs when trying to map a specific STEP model to a package drawing.
1201897 SIP_LAYOUT IMPORT_DATA BGA Pin Colors not matching the Colors defined in the Symbol Spreadsheet after updating.
1202709 ALLEGRO_EDITOR INTERFACES STEP File generated from Allegro is not overwritten when the variable "set ads_textrevs
1202820 ALLEGRO_EDITOR INTERFACES Different xml generation for same step model on S106 and S017
1202842 ALLEGRO_EDITOR INTERFACES Step model invisible for one pin dra in allegro 16.6 symbol editor
1202983 ALLEGRO_EDITOR SHAPE Shape voiding creates DRC with Route Keepout
1203125 ALLEGRO_EDITOR OTHER Exporting STEP file with External copper enabled does not show all copper when viewed with Solid Edge or Inventor
1203236 ALLEGRO_EDITOR INTERFACES IPC2581 output with crosshatched shape is not correct
1203995 CONCEPT_HDL CHECKPLUS CheckPlus rule, local_signal_no_offpage_body, getting an incorrect failure.
1204629 ALLEGRO_EDITOR SKILL axlUIDataBrowse crashes the editor or returns error
1204640 SIP_LAYOUT DIE_EDITOR Concurrent co-design update fails
1204881 SIP_LAYOUT BGA_GENERATOR Pin numbers are messed up after deleting a pin at a staggered bga
1204885 CONCEPT_HDL CONSTRAINT_MGR Cant assign discrete models after the wrong model was removed.
1205374 ALLEGRO_EDITOR OTHER pdf out command creates incorrect drill Symbol Characters placement in pdf file when setting film mirrored.
1205729 SIP_LAYOUT DIE_EDITOR update of codesign db fails on exit from die editor
1205801 ALLEGRO_EDITOR OTHER Tool crash when do export IPF.
1205881 CONSTRAINT_MGR OTHER In CMGR , Objects > Create crashes Allegro
CCRID PRODUCT PRODUCTLEVEL2 TITLE
=====================================================================================================
1176155 CONCEPT_HDL CORE Graphics remnants with 16.6 QIR 3
1178272 CONCEPT_HDL OTHER Verilog netlist does not include split blocks correctly
1190782 FSP FPGA_SUPPORT Support for Altera > 5SGXEA9N2F45 device.
1194140 ADW LRM SYNC_PROPERTIES is not resolving issues a based sync_properties settings
1195744 APD EDIT_ETCH Diff_Pair routing fails on certain Uvias in the pair.
1196704 ALLEGRO_EDITOR INTERFACES ENH: During ipc2581 export checkboxes corresponding to їMiscellaneous Image Layersї should automatically get selected
1198340 ALLEGRO_EDITOR OTHER Multiple -product option on the Allegro command line does not access the second -product
1198596 ALLEGRO_EDITOR INTERFACES When copper thickness is increased for the outer layers, step Viewer does not show correct component position.
1199673 PCB_LIBRARIAN OTHER Component Browser fails to load footrpints if they are set with UNC path
1199889 ALLEGRO_EDITOR DATABASE Allegro crashing with latest hotfix.
1200303 ALLEGRO_EDITOR GRAPHICS 3D Viewer does not update after changing STEP model mapping
1200449 ALLEGRO_EDITOR REPORTS Allegro crashes when generating Net Loop Report.
1200915 ALLEGRO_EDITOR DATABASE Reducing accuracy of this specific design crashes Allegro
1201011 ADW COMPONENT_BROWSE Component Browser crashes in DB mode
1201376 ALLEGRO_EDITOR INTERFACES Allegro hangs when trying to map a specific STEP model to a package drawing.
1201897 SIP_LAYOUT IMPORT_DATA BGA Pin Colors not matching the Colors defined in the Symbol Spreadsheet after updating.
1202709 ALLEGRO_EDITOR INTERFACES STEP File generated from Allegro is not overwritten when the variable "set ads_textrevs
1202820 ALLEGRO_EDITOR INTERFACES Different xml generation for same step model on S106 and S017
1202842 ALLEGRO_EDITOR INTERFACES Step model invisible for one pin dra in allegro 16.6 symbol editor
1202983 ALLEGRO_EDITOR SHAPE Shape voiding creates DRC with Route Keepout
1203125 ALLEGRO_EDITOR OTHER Exporting STEP file with External copper enabled does not show all copper when viewed with Solid Edge or Inventor
1203236 ALLEGRO_EDITOR INTERFACES IPC2581 output with crosshatched shape is not correct
1203995 CONCEPT_HDL CHECKPLUS CheckPlus rule, local_signal_no_offpage_body, getting an incorrect failure.
1204629 ALLEGRO_EDITOR SKILL axlUIDataBrowse crashes the editor or returns error
1204640 SIP_LAYOUT DIE_EDITOR Concurrent co-design update fails
1204881 SIP_LAYOUT BGA_GENERATOR Pin numbers are messed up after deleting a pin at a staggered bga
1204885 CONCEPT_HDL CONSTRAINT_MGR Cant assign discrete models after the wrong model was removed.
1205374 ALLEGRO_EDITOR OTHER pdf out command creates incorrect drill Symbol Characters placement in pdf file when setting film mirrored.
1205729 SIP_LAYOUT DIE_EDITOR update of codesign db fails on exit from die editor
1205801 ALLEGRO_EDITOR OTHER Tool crash when do export IPF.
1205881 CONSTRAINT_MGR OTHER In CMGR , Objects > Create crashes Allegro
A hot fix is a software maintenance package containing a small number of code fixes, designed to fix a small number of critical problems. A hot fix enables a customer to receive fixes for urgent problems, without having to wait for the next service pack.
Each successive Fix Pack is comprehensive and contains the material from the earlier Fix Packs for that Release, as well as all Interim Fixes made available since the previous Fix Pack or full Release. In other words, when multiple Fix Packs are available, you would not need to apply Fix Pack 1 before applying Fix Pack 2.
About Cadence Design Systems, Inc.
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.
visit my blog
Name: Cadence SPB OrCAD
Version: (32bit) 16.60.019 Hotfix
Home: www.cadence.com
Interface: english
OS: Windows XP / Vista / Seven
System Requirements: Cadence SPB OrCAD 16.60.000 - 16.60.018
Size: 884.1 mb
Special Thanks 0mBrE
No mirrors please