Cadence SPB OrCAD 16.60.083(87) Hotfix | 4.0 Gb
Cadence Design Systems Ltd., a world-renowned provider of EDA software, has released update for Cadence SPB OrCAD 16.60, software a comprehensive package design of electronic circuits, analog and digital simulation, IC design of programmable logic and custom circuits, as well as the development and preparation for the production of printed circuit boards.
Cadence Design Systems, Inc., a leader in global electronic design innovation, launched the Cadence OrCAD 16.6 design solution with new features, enhanced customization capabilities, and 20 percent simulation performance improvements that provide customers a shorter, more predictable path to product creation.
This latest release offers numerous improvements to tool usability and performance, but at the heart of 16.6 are three key benefits: enhanced miniaturization capabilities, timing-aware physical implementation and verification for faster timing closure, and the industry’s first electrical CAD team collaboration environment for PCB design using Microsoft SharePoint technology.
===========================================================================================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
===========================================================================================
1597787 CONCEPT_HDL MARKERS Save As in Marker dialog causes DE-HDL to crash
1623832 ADW COMPONENT_BROWSE Incorrect part placement on schematic in Design Entry HDL 16.6-S073
1659030 RF_PCB LIBRARY Offset is not calculated from the center if using negative values for input pins when placing MSOP symbols
1662799 ADW SRM Mechanical symbols are not being displayed in the Mechanical tab of Symbol Rollback Manager
1667056 ASI_PI GUI Power Feasibility Editor does not list capacitors connected to selected nets/parts
1669707 CONCEPT_HDL CORE Pin numbers not visible on the canvas after replacing a part with the same symbol but a different part property
1671728 CONCEPT_HDL CORE Option requested to reload preferred_projects.txt without re-opening DE-HDL
CCRID PRODUCT PRODUCTLEVEL2 TITLE
===========================================================================================
1597787 CONCEPT_HDL MARKERS Save As in Marker dialog causes DE-HDL to crash
1623832 ADW COMPONENT_BROWSE Incorrect part placement on schematic in Design Entry HDL 16.6-S073
1659030 RF_PCB LIBRARY Offset is not calculated from the center if using negative values for input pins when placing MSOP symbols
1662799 ADW SRM Mechanical symbols are not being displayed in the Mechanical tab of Symbol Rollback Manager
1667056 ASI_PI GUI Power Feasibility Editor does not list capacitors connected to selected nets/parts
1669707 CONCEPT_HDL CORE Pin numbers not visible on the canvas after replacing a part with the same symbol but a different part property
1671728 CONCEPT_HDL CORE Option requested to reload preferred_projects.txt without re-opening DE-HDL
============================================================================================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
============================================================================================
1676480 ALLEGRO_EDITOR MANUFACT Creating Variant Assy_Bot Drawing showing Variant Assy Top Drawing
1685995 ALLEGRO_EDITOR SKILL SKILL Retrieve PDF Sequence in Zero
1693719 ALLEGRO_EDITOR MANUFACT Incorrect suppressed holes information in the drill file created
1696678 ALLEGRO_EDITOR SHAPE The Ground shape on Layer 9 is getting corrupted and creating lot of shorts.
1700963 ALLEGRO_EDITOR DATABASE Slide a cline will disconnect it
1701554 ALLEGRO_EDITOR SHAPE Shape - shape spacing clearance is not updated having shape vertex
1702605 ALLEGRO_EDITOR OTHER IPC-2581 rev B, inconsistent values of <Component> element attribute mountType
CCRID PRODUCT PRODUCTLEVEL2 TITLE
============================================================================================
1676480 ALLEGRO_EDITOR MANUFACT Creating Variant Assy_Bot Drawing showing Variant Assy Top Drawing
1685995 ALLEGRO_EDITOR SKILL SKILL Retrieve PDF Sequence in Zero
1693719 ALLEGRO_EDITOR MANUFACT Incorrect suppressed holes information in the drill file created
1696678 ALLEGRO_EDITOR SHAPE The Ground shape on Layer 9 is getting corrupted and creating lot of shorts.
1700963 ALLEGRO_EDITOR DATABASE Slide a cline will disconnect it
1701554 ALLEGRO_EDITOR SHAPE Shape - shape spacing clearance is not updated having shape vertex
1702605 ALLEGRO_EDITOR OTHER IPC-2581 rev B, inconsistent values of <Component> element attribute mountType
About Cadence Design Systems, Inc.
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.
Product: Cadence SPB OrCAD
Version: 16.60.083(087) Hotfix
Supported Architectures: x86
Website Home Page : www.cadence.com
Language: english
System Requirements: PC
Supported Operating Systems: Windows XP / Vista / Seven
System Requirements: Cadence SPB OrCAD 16.60.000 and above
Size: 4.0 Gb
Please visit my blog
Added by 3% of the overall size of the archive of information for the restoration
No mirrors please
Added by 3% of the overall size of the archive of information for the restoration
No mirrors please