Cadence OrCAD X Design Platform 2024.1 HF004 (24.10.004) | 5.5 Gb
Cadence Design Systems, Inc. has released Cadence OrCAD X Design Platform 2024.1 HF004 (24.10.004) . This release includes fixes to various user-reported issues from the previous release, providing an overall more stable experience.
3116910 ALLEGROX 3D_CANVAS Vias (platings) contained in step files exported from 3DX are floating when design is in bent state
3138553 ALLEGROX 3D_CANVAS Step exported from 3DX in bent state does not align with NX on designs that contain large number of bends
3002566 ALLEGROX DATABASE PDF Export issue for mirrored texts in release 22.1 hotfix 009
3077626 ALLEGROX DATABASE Shrink extents to design contents not working
3141779 ALLEGROX DATABASE Component Placement status is showing as mirrored_layers
3143930 ALLEGROX DATABASE In 24.1 file downreved to 17.4, some pads moved up due to mirrored_layers Component Placement status
2649069 ALLEGROX DRC_CONSTR Via with padstack set to None not following the hole to shape spacing constraint
2815703 ALLEGROX DRC_CONSTR Same net spacing of microvia hole to shape
3011983 ALLEGROX DRC_CONSTR Allegro PCB Editor quits unexpectedly when working with shapes and clines
3074497 ALLEGROX DRC_CONSTR Allegro X Venture in release 22.1 hotfix 009 quits unexpectedly when running DRC update
3106360 ALLEGROX DRC_CONSTR Update calculation used for determining suppression of slotted uvia to uvia same net spacing DRCs
3106867 ALLEGROX DRC_CONSTR Netrev import latency
3080681 ALLEGROX GRAPHICS Rats color not working with GPU
3091762 ALLEGROX GRAPHICS 'Pcb_Infinite' cursor behaves differently in Allegro X PCB Editor between releases 23.1 and 24.1
3101702 ALLEGROX GRAPHICS No preview graphics shown before padstack placement
3105735 ALLEGROX GRAPHICS Drill label did not show as color setting in PCB/APD
3122210 ALLEGROX GRAPHICS Via text label color not correct in layout editor in release 24.1
3133199 ALLEGROX INTERACTIV Performance problems during die delete; takes over 35 minutes even when using fast shapes and with DRC off
3100109 ALLEGROX IN_DESIGN_ANA Sigrity Aurora shown different IR drop result than PowerDC
3074951 ALLEGROX ODB ODB++ import board contains no traces or vias
2984474 ALLEGROX PAD_EDITOR Padstack Editor custom drill rows and columns issue with "," as decimal symbol in language settings
3033575 ALLEGROX PAD_EDITOR Padstack Editor Copy Offset menu - value entry has comma decimal point instead of dot
3035496 ALLEGROX PAD_EDITOR Padstack editor custom drill rows and columns issue with "," as Decimal symbol in language settings.
3103893 ALLEGROX PLOTTING Issue with color reproduction in 'Plot Preview' window specific to Allegro X Venture in release 23.1 hotfix 007
3113019 ALLEGROX PLOTTING Text missing during IPF Import
1510490 ALLEGROX SKILL Show Element information popup command for Skill
1589401 ALLEGROX SKILL Request for Pre-select Mode for axlGetSelSet function
2799143 ALLEGROX SKILL Productize and document the axlPSB SKILL to provide the list of dbids of user selected objects from the preselect buffer
2860932 ALLEGROX SKILL Is there a way to select multiple nets via UI and pass the resulting list to a skill function?
3109192 ALLEGROX SKILL axlSetBendInnerRadius should not stop running when an error is encountered
3112367 ALLEGROX SKILL axlSetBendInnerRadius changes bend area inner side from Top to Bottom
670787 ALLEGROX SKILL Would like to have pre-selection available in SKILL.
705878 ALLEGROX SKILL Needs pre-selection available during Skill commands for database object identification.
807024 ALLEGROX SKILL Needs pre-selection mode available during Skill commands.
889861 ALLEGROX SKILL Needs the DBIDs of the items that he pre-selected via axlGetSelSet() but it always returns empty.
950707 ALLEGROX SKILL Need Ability to Pre-select when working in SKILL
3135638 ALLEGROX SRM Library cache not working when performing logic import after installing release 24.1 hotfix 003
2984435 ALLEGROX VIA_STRUCTURE Using Redefine Structure command and selecting structure on canvas causes layout editor to quit unexpectedly
3103978 ALLEGROX ZONES Bend area creation fails if Y coordinate of Bend line end is within a certain range
3108002 ALLEGROX ZONES Keepouts within bends that come from NX are not being taken into account
2938419 ALLEGRO_EDITOR 3D_CANVAS PCB Editor stops responding after pressing Esc key
3053952 ALLEGRO_EDITOR 3D_CANVAS PCB Editor canvas stops responding after moving a component and hitting the ESCAPE key in 'placement edit' mode.
3110693 APD ASR_ROUTER ASR create structures option does not work; no structures are created for reusability
3116716 APD DATABASE APD quits unexpectedly with assertion error during ASR database update
3107361 APD DEGASSING APD quits unexpectedly for Degas All in layer-based degass on a large design
3112449 APD DEGASSING Add tool tip for Degassing layer and shape options, can get confusing of its intent to users
3134136 APD DEGASSING Degassing void to boundary value input issue in "Global Dynamic shape parameters"
3101687 APD EXPORT_DATA APD quits unexpectedly on exporting clip for simple PG grid selection
3116067 APD GRAPHICS Differential pair tie line does not display when using GPU
3043287 APD MODULES Module placement fails when module_instance_no_rename
3122333 APD ORBITIO_IF Setting net to "NetUnused" in ISP does not override netname in APD
3129690 APD ORBITIO_IF Logic from ISP does not transfer correctly during ECO
2359770 APD SHAPE void_auto_oversize of zero results in shape void that is not zero but 1 grid point larger as the route keepout
2366258 APD SHAPE Dynamic Shape creates a small clearance between Void and Route_Keepout.
2450020 APD SHAPE The void is not consistent with the route keepout rectangle even if Global shape expansion value is set to 0.
2458834 APD SHAPE When adding an RKO into a dynamic shape, how can the small gap between the RKO and the voided shape be prevented?
2677612 APD SHAPE Gap between route keepout and shape
3095952 APD WIREBOND Wire Bond connection is getting added on different layer.
3098152 APD WLP Import Techfile: Incorrect different net via to via spacing on conductor layer
3098156 APD WLP Package integrity check for stacking via
3100230 APD WLP Package Integrity Check: Parameters from attachment are not supported by API
3109859 APD WLP Import techfile: Translate density information to metal density scan
3109862 APD WLP Import Techfile: Translate same net shape spacing to void silvers
3112829 APD WLP Import Techfile: Import failed for virtual layer
3113116 APD WLP APD PVS DRC reports incorrect results for invalid DRC deck
2807196 CAPTURE CORRUPT_DESIG Saving design crashes Capture after a particular operation in the design
3143449 CAPTURE CORRUPT_DESIG Capture crash when saving design after a particular operation in the design
3122337 CAPTURE TCL_INTERFACE Capture quits unexpectedly when running capSaveCompleteProject(strDestDir)
3100547 CONCEPT_HDL CORE Customer sees short in netlist despite schematic showing otherwise; cannot navigate to some nets shown
3105782 CONCEPT_HDL OTHER Issue with Custom Variable Value reset in Variant Editor
2901100 CONSTRAINT_MGR OTHER Same net error within copper area/shape and pads
3066170 CONSTRAINT_MGR OTHER Erroneous Same-Net-Spacing errors
3073233 CONSTRAINT_MGR SYSCAP Need the cmdict_overlay.l file in the System Capture constraint flow to support no flow of Ecsets and P/S Csets
3137061 CONSTRAINT_MGR TOPOLOGY When the project name starts with a number, the topology is not extracted.
3137362 CONSTRAINT_MGR TOPOLOGY Cannot display net in Explore Topology for some nets in BPc23 for a project migrated from BPc11
2883074 CONSTRAINT_MGR UI_FORMS Copy paste on reference layer in CM does not copy table information
2890153 CONSTRAINT_MGR UI_FORMS Ability to copy reference layers table from cell to cell in return path worksheet in CM
3136319 LIVEDOC EXPORT Image of customer logo in title block is not in the LiveDoc PCB
3092382 ORCADX MANUFACTURING Export to manufacturing PDF issue
3099211 PSPICE SIMULATOR .PERSONA ignores options
3099210 PULSE DASHBOARD Path value disappears from project dashboard when Linux machine is changed
3056014 PULSE PML_IMPORT_CA “BPC23_LIB” Import Footprint should ad-hear the attribute EDM_LIBRARY
3097934 PULSE PROJECT_CREAT Create New Project from Template is using Active Version instead of Latest Version for creating new project
3072833 PULSE R2PLM-LIBSYNC Library Synchronization not synchronizing all the parts
2993046 PULSE R2PLM-WC Require PFM to set an attribute to achieve Creo visualization
3070381 PULSE R2PLM-WC A particular special character is causing Library Synchronization between PTC Windchill and Pulse to fail
3091949 PULSE UNIFIED_SEARC Performance improvement when rendering footprint view in System Capture
3116898 PULSE_SERVER APP_SRM PCB Editor over http takes a long time for library synchronizing
3144457 PULSE_SERVER AUTHORIZATION Pulse authentication issue in release 23.1 hotfix 009
2540345 SYSTEM_CAPTURE CAPTURE_SUPPO Title block not placed on subsystem
3085014 SYSTEM_CAPTURE CONSTRAINT_MA Breaking XNets is removing the members of Net Group
3082193 SYSTEM_CAPTURE EXPORT_PCB Pin numbers on connectors are reversed during design migration to System Capture affecting net connectivity.
3114074 SYSTEM_CAPTURE EXPORT_PCB Restricting a property from being transferred to PCB Editor from System Capture schematic
3106282 SYSTEM_CAPTURE FIND_REPLACE System Capture quit unexpectedly while navigating from search window
3118775 SYSTEM_CAPTURE HIERARCHY We need to get symbol data from function blocks in System Capture similar to the symbol.css file for hierarchical blocks
3036660 SYSTEM_CAPTURE IMPORT_BLOCK System Capture-generated netlist does not match the connections seen on canvas
3095368 SYSTEM_CAPTURE IMPORT_BLOCK Navigation did not highlight the selected net in System Capture
3023512 SYSTEM_CAPTURE IMPORT_DEHDL_ Import sheet to System Capture creates disconnects on test points
3107551 SYSTEM_CAPTURE IMPORT_DEHDL_ Wires not connected to pins graphically but are connected in the netlist in System Capture
3137786 SYSTEM_CAPTURE IMPORT_DEHDL_ Component becomes disconnected in System Capture after page import
3014410 SYSTEM_CAPTURE INSERT_PICTUR System Capture does not display an error message when incorrectly named image file is used for inserting image
3079500 SYSTEM_CAPTURE MISCELLANEOUS Unable to migrate EDM design to ASC with CDN_Allegro_X_AI_Enable
3088240 SYSTEM_CAPTURE NEW_PROJECT Part symbols are in manual sync but cannot be found on schematic
3124434 SYSTEM_CAPTURE NEW_PROJECT DE-HDL import fails with XNet states mismatch error after converting design to DML-independent mode
3072117 SYSTEM_CAPTURE PACKAGER User should be able to reset RefDes to tool-defined in any context where it can be manually edited
3103068 SYSTEM_CAPTURE PACKAGER Components with PACK_SHORT in series are causing corrupt netlist and variants
3104008 SYSTEM_CAPTURE PACKAGER System Capture allows two P_PATH properties to be added to a part and makes them part of the packager files
3114999 SYSTEM_CAPTURE PACKAGER Unable to control the DEVICE TYPE string with the COMP_DEF_PROP directive when ANNOTATE_ALL_PROPS set to TRUE
3116554 SYSTEM_CAPTURE PACKAGER Multi-symbol block does not instance correctly by default when placing a secondary symbol
3104011 SYSTEM_CAPTURE PROPERTY_EDIT System Capture should not allow user to add property called P_PATH
3084952 SYSTEM_CAPTURE REPLACE Changing resistor symbol version caused PLACE_NEAR pin property to be delete
3110707 SYSTEM_CAPTURE REPORTS When generating reports, there is no popup nor message about where they are dumped.
3113804 SYSTEM_CAPTURE REPORTS Single Node net report doesn’t get updated if there are not single node nets in the design
3117280 SYSTEM_CAPTURE REPORTS Report generated from Report menu does not open automatically on Linux machine
2936977 SYSTEM_CAPTURE SCRIPTING Create a TCL command to clear the command window
3058752 SYSTEM_CAPTURE SCRIPTING TCL API to take a screenshot of the current viewport and save it to a desired location.
3074093 SYSTEM_CAPTURE SCRIPTING Tcl Script to Capture Screenshot captureScreenShot saveScreenShot
3092507 SYSTEM_CAPTURE SCRIPTING Custom dialog box goes away if you change workspaces
3123728 SYSTEM_CAPTURE TOPXP Tiny wire jogs due to misalignment between buffers and tlines in differential pair topologies
3089842 SYSTEM_CAPTURE VARIANT_MANAG ROR 101 0042/5 adds R-state in System Capture then loses the part_number
3093413 SYSTEM_CAPTURE VARIANT_MANAG System Capture stops responding when trying to synchronize the schematic for the BOM Variant View
3110812 SYSTEM_CAPTURE VARIANT_MANAG System Capture quits unexpectedly when trying to refresh Table of Contents after download from Pulse
3139841 TOPXP CHANNEL_SIMUL Channel circuit correlation simulation issue in ToplogyWB for UCIe compliance kit - CUSTOMER URGENT
3142012 TOPXP GUI [TopWB] [Series Switch Group] does not work with TopWB
3128756 TOPXP OPTIMALITY_IN No distinction between the InterconnectDelay min/max parameter names in Optimality
2980813 TOPXP SSIVIEWER Add the capability to enable user control over Vcent_DQ
3138553 ALLEGROX 3D_CANVAS Step exported from 3DX in bent state does not align with NX on designs that contain large number of bends
3002566 ALLEGROX DATABASE PDF Export issue for mirrored texts in release 22.1 hotfix 009
3077626 ALLEGROX DATABASE Shrink extents to design contents not working
3141779 ALLEGROX DATABASE Component Placement status is showing as mirrored_layers
3143930 ALLEGROX DATABASE In 24.1 file downreved to 17.4, some pads moved up due to mirrored_layers Component Placement status
2649069 ALLEGROX DRC_CONSTR Via with padstack set to None not following the hole to shape spacing constraint
2815703 ALLEGROX DRC_CONSTR Same net spacing of microvia hole to shape
3011983 ALLEGROX DRC_CONSTR Allegro PCB Editor quits unexpectedly when working with shapes and clines
3074497 ALLEGROX DRC_CONSTR Allegro X Venture in release 22.1 hotfix 009 quits unexpectedly when running DRC update
3106360 ALLEGROX DRC_CONSTR Update calculation used for determining suppression of slotted uvia to uvia same net spacing DRCs
3106867 ALLEGROX DRC_CONSTR Netrev import latency
3080681 ALLEGROX GRAPHICS Rats color not working with GPU
3091762 ALLEGROX GRAPHICS 'Pcb_Infinite' cursor behaves differently in Allegro X PCB Editor between releases 23.1 and 24.1
3101702 ALLEGROX GRAPHICS No preview graphics shown before padstack placement
3105735 ALLEGROX GRAPHICS Drill label did not show as color setting in PCB/APD
3122210 ALLEGROX GRAPHICS Via text label color not correct in layout editor in release 24.1
3133199 ALLEGROX INTERACTIV Performance problems during die delete; takes over 35 minutes even when using fast shapes and with DRC off
3100109 ALLEGROX IN_DESIGN_ANA Sigrity Aurora shown different IR drop result than PowerDC
3074951 ALLEGROX ODB ODB++ import board contains no traces or vias
2984474 ALLEGROX PAD_EDITOR Padstack Editor custom drill rows and columns issue with "," as decimal symbol in language settings
3033575 ALLEGROX PAD_EDITOR Padstack Editor Copy Offset menu - value entry has comma decimal point instead of dot
3035496 ALLEGROX PAD_EDITOR Padstack editor custom drill rows and columns issue with "," as Decimal symbol in language settings.
3103893 ALLEGROX PLOTTING Issue with color reproduction in 'Plot Preview' window specific to Allegro X Venture in release 23.1 hotfix 007
3113019 ALLEGROX PLOTTING Text missing during IPF Import
1510490 ALLEGROX SKILL Show Element information popup command for Skill
1589401 ALLEGROX SKILL Request for Pre-select Mode for axlGetSelSet function
2799143 ALLEGROX SKILL Productize and document the axlPSB SKILL to provide the list of dbids of user selected objects from the preselect buffer
2860932 ALLEGROX SKILL Is there a way to select multiple nets via UI and pass the resulting list to a skill function?
3109192 ALLEGROX SKILL axlSetBendInnerRadius should not stop running when an error is encountered
3112367 ALLEGROX SKILL axlSetBendInnerRadius changes bend area inner side from Top to Bottom
670787 ALLEGROX SKILL Would like to have pre-selection available in SKILL.
705878 ALLEGROX SKILL Needs pre-selection available during Skill commands for database object identification.
807024 ALLEGROX SKILL Needs pre-selection mode available during Skill commands.
889861 ALLEGROX SKILL Needs the DBIDs of the items that he pre-selected via axlGetSelSet() but it always returns empty.
950707 ALLEGROX SKILL Need Ability to Pre-select when working in SKILL
3135638 ALLEGROX SRM Library cache not working when performing logic import after installing release 24.1 hotfix 003
2984435 ALLEGROX VIA_STRUCTURE Using Redefine Structure command and selecting structure on canvas causes layout editor to quit unexpectedly
3103978 ALLEGROX ZONES Bend area creation fails if Y coordinate of Bend line end is within a certain range
3108002 ALLEGROX ZONES Keepouts within bends that come from NX are not being taken into account
2938419 ALLEGRO_EDITOR 3D_CANVAS PCB Editor stops responding after pressing Esc key
3053952 ALLEGRO_EDITOR 3D_CANVAS PCB Editor canvas stops responding after moving a component and hitting the ESCAPE key in 'placement edit' mode.
3110693 APD ASR_ROUTER ASR create structures option does not work; no structures are created for reusability
3116716 APD DATABASE APD quits unexpectedly with assertion error during ASR database update
3107361 APD DEGASSING APD quits unexpectedly for Degas All in layer-based degass on a large design
3112449 APD DEGASSING Add tool tip for Degassing layer and shape options, can get confusing of its intent to users
3134136 APD DEGASSING Degassing void to boundary value input issue in "Global Dynamic shape parameters"
3101687 APD EXPORT_DATA APD quits unexpectedly on exporting clip for simple PG grid selection
3116067 APD GRAPHICS Differential pair tie line does not display when using GPU
3043287 APD MODULES Module placement fails when module_instance_no_rename
3122333 APD ORBITIO_IF Setting net to "NetUnused" in ISP does not override netname in APD
3129690 APD ORBITIO_IF Logic from ISP does not transfer correctly during ECO
2359770 APD SHAPE void_auto_oversize of zero results in shape void that is not zero but 1 grid point larger as the route keepout
2366258 APD SHAPE Dynamic Shape creates a small clearance between Void and Route_Keepout.
2450020 APD SHAPE The void is not consistent with the route keepout rectangle even if Global shape expansion value is set to 0.
2458834 APD SHAPE When adding an RKO into a dynamic shape, how can the small gap between the RKO and the voided shape be prevented?
2677612 APD SHAPE Gap between route keepout and shape
3095952 APD WIREBOND Wire Bond connection is getting added on different layer.
3098152 APD WLP Import Techfile: Incorrect different net via to via spacing on conductor layer
3098156 APD WLP Package integrity check for stacking via
3100230 APD WLP Package Integrity Check: Parameters from attachment are not supported by API
3109859 APD WLP Import techfile: Translate density information to metal density scan
3109862 APD WLP Import Techfile: Translate same net shape spacing to void silvers
3112829 APD WLP Import Techfile: Import failed for virtual layer
3113116 APD WLP APD PVS DRC reports incorrect results for invalid DRC deck
2807196 CAPTURE CORRUPT_DESIG Saving design crashes Capture after a particular operation in the design
3143449 CAPTURE CORRUPT_DESIG Capture crash when saving design after a particular operation in the design
3122337 CAPTURE TCL_INTERFACE Capture quits unexpectedly when running capSaveCompleteProject(strDestDir)
3100547 CONCEPT_HDL CORE Customer sees short in netlist despite schematic showing otherwise; cannot navigate to some nets shown
3105782 CONCEPT_HDL OTHER Issue with Custom Variable Value reset in Variant Editor
2901100 CONSTRAINT_MGR OTHER Same net error within copper area/shape and pads
3066170 CONSTRAINT_MGR OTHER Erroneous Same-Net-Spacing errors
3073233 CONSTRAINT_MGR SYSCAP Need the cmdict_overlay.l file in the System Capture constraint flow to support no flow of Ecsets and P/S Csets
3137061 CONSTRAINT_MGR TOPOLOGY When the project name starts with a number, the topology is not extracted.
3137362 CONSTRAINT_MGR TOPOLOGY Cannot display net in Explore Topology for some nets in BPc23 for a project migrated from BPc11
2883074 CONSTRAINT_MGR UI_FORMS Copy paste on reference layer in CM does not copy table information
2890153 CONSTRAINT_MGR UI_FORMS Ability to copy reference layers table from cell to cell in return path worksheet in CM
3136319 LIVEDOC EXPORT Image of customer logo in title block is not in the LiveDoc PCB
3092382 ORCADX MANUFACTURING Export to manufacturing PDF issue
3099211 PSPICE SIMULATOR .PERSONA ignores options
3099210 PULSE DASHBOARD Path value disappears from project dashboard when Linux machine is changed
3056014 PULSE PML_IMPORT_CA “BPC23_LIB” Import Footprint should ad-hear the attribute EDM_LIBRARY
3097934 PULSE PROJECT_CREAT Create New Project from Template is using Active Version instead of Latest Version for creating new project
3072833 PULSE R2PLM-LIBSYNC Library Synchronization not synchronizing all the parts
2993046 PULSE R2PLM-WC Require PFM to set an attribute to achieve Creo visualization
3070381 PULSE R2PLM-WC A particular special character is causing Library Synchronization between PTC Windchill and Pulse to fail
3091949 PULSE UNIFIED_SEARC Performance improvement when rendering footprint view in System Capture
3116898 PULSE_SERVER APP_SRM PCB Editor over http takes a long time for library synchronizing
3144457 PULSE_SERVER AUTHORIZATION Pulse authentication issue in release 23.1 hotfix 009
2540345 SYSTEM_CAPTURE CAPTURE_SUPPO Title block not placed on subsystem
3085014 SYSTEM_CAPTURE CONSTRAINT_MA Breaking XNets is removing the members of Net Group
3082193 SYSTEM_CAPTURE EXPORT_PCB Pin numbers on connectors are reversed during design migration to System Capture affecting net connectivity.
3114074 SYSTEM_CAPTURE EXPORT_PCB Restricting a property from being transferred to PCB Editor from System Capture schematic
3106282 SYSTEM_CAPTURE FIND_REPLACE System Capture quit unexpectedly while navigating from search window
3118775 SYSTEM_CAPTURE HIERARCHY We need to get symbol data from function blocks in System Capture similar to the symbol.css file for hierarchical blocks
3036660 SYSTEM_CAPTURE IMPORT_BLOCK System Capture-generated netlist does not match the connections seen on canvas
3095368 SYSTEM_CAPTURE IMPORT_BLOCK Navigation did not highlight the selected net in System Capture
3023512 SYSTEM_CAPTURE IMPORT_DEHDL_ Import sheet to System Capture creates disconnects on test points
3107551 SYSTEM_CAPTURE IMPORT_DEHDL_ Wires not connected to pins graphically but are connected in the netlist in System Capture
3137786 SYSTEM_CAPTURE IMPORT_DEHDL_ Component becomes disconnected in System Capture after page import
3014410 SYSTEM_CAPTURE INSERT_PICTUR System Capture does not display an error message when incorrectly named image file is used for inserting image
3079500 SYSTEM_CAPTURE MISCELLANEOUS Unable to migrate EDM design to ASC with CDN_Allegro_X_AI_Enable
3088240 SYSTEM_CAPTURE NEW_PROJECT Part symbols are in manual sync but cannot be found on schematic
3124434 SYSTEM_CAPTURE NEW_PROJECT DE-HDL import fails with XNet states mismatch error after converting design to DML-independent mode
3072117 SYSTEM_CAPTURE PACKAGER User should be able to reset RefDes to tool-defined in any context where it can be manually edited
3103068 SYSTEM_CAPTURE PACKAGER Components with PACK_SHORT in series are causing corrupt netlist and variants
3104008 SYSTEM_CAPTURE PACKAGER System Capture allows two P_PATH properties to be added to a part and makes them part of the packager files
3114999 SYSTEM_CAPTURE PACKAGER Unable to control the DEVICE TYPE string with the COMP_DEF_PROP directive when ANNOTATE_ALL_PROPS set to TRUE
3116554 SYSTEM_CAPTURE PACKAGER Multi-symbol block does not instance correctly by default when placing a secondary symbol
3104011 SYSTEM_CAPTURE PROPERTY_EDIT System Capture should not allow user to add property called P_PATH
3084952 SYSTEM_CAPTURE REPLACE Changing resistor symbol version caused PLACE_NEAR pin property to be delete
3110707 SYSTEM_CAPTURE REPORTS When generating reports, there is no popup nor message about where they are dumped.
3113804 SYSTEM_CAPTURE REPORTS Single Node net report doesn’t get updated if there are not single node nets in the design
3117280 SYSTEM_CAPTURE REPORTS Report generated from Report menu does not open automatically on Linux machine
2936977 SYSTEM_CAPTURE SCRIPTING Create a TCL command to clear the command window
3058752 SYSTEM_CAPTURE SCRIPTING TCL API to take a screenshot of the current viewport and save it to a desired location.
3074093 SYSTEM_CAPTURE SCRIPTING Tcl Script to Capture Screenshot captureScreenShot saveScreenShot
3092507 SYSTEM_CAPTURE SCRIPTING Custom dialog box goes away if you change workspaces
3123728 SYSTEM_CAPTURE TOPXP Tiny wire jogs due to misalignment between buffers and tlines in differential pair topologies
3089842 SYSTEM_CAPTURE VARIANT_MANAG ROR 101 0042/5 adds R-state in System Capture then loses the part_number
3093413 SYSTEM_CAPTURE VARIANT_MANAG System Capture stops responding when trying to synchronize the schematic for the BOM Variant View
3110812 SYSTEM_CAPTURE VARIANT_MANAG System Capture quits unexpectedly when trying to refresh Table of Contents after download from Pulse
3139841 TOPXP CHANNEL_SIMUL Channel circuit correlation simulation issue in ToplogyWB for UCIe compliance kit - CUSTOMER URGENT
3142012 TOPXP GUI [TopWB] [Series Switch Group] does not work with TopWB
3128756 TOPXP OPTIMALITY_IN No distinction between the InterconnectDelay min/max parameter names in Optimality
2980813 TOPXP SSIVIEWER Add the capability to enable user control over Vcent_DQ
OrCAD X and Allegro X are the latest upgrades from the respective Cadence circuit design software.
OrCAD X is the latest release of the OrCAD design platform, intended to provide designers with a best-in-class and comprehensive PCB design and layout environment with the new OrCAD X Presto PCB Editor. The focus of OrCAD X is to streamline and simplify the usability and customization of tools to keep designers engaged with the board design. The new user interface makes it easy to accelerate printed circuit development .
Allegro X offers additional functionality, but both are extremely capable of meeting the challenges of modern-day printed circuit DFM.
Designers interested in OrCAD X or Allegro X are well served to see how easy and powerful circuit design can be. And just like their predecessors, OrCAD X and Allegro X have the support of Cadence’s PCB Design and Analysis Software for a seamless and thorough dsign process.
OrCAD X
Learn about the OrCAD X Platform and see how it's capabilities and easy to use interface help you design fast, correct and connected.
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For.
Owner: Cadence
Product Name: OrCAD X Design Platform (OrCAD X and Allegro X)
Version: 2024.1 HF004 (24.10.004) with Documentation
Supported Architectures: x64
Website Home Page : www.cadence.com
Languages Supported: english
System Requirements: Windows *
Software Prerequisites: pre-installed OrCAD X Design Platform 2024 (24.10.000) Base Release
Size: 5.5 Gb
Cadence OrCAD X Design Platform 2024 (24.10.000)
Please visit my blog
Added by 3% of the overall size of the archive of information for the restoration
No mirrors please
Please visit my blog
Added by 3% of the overall size of the archive of information for the restoration
No mirrors please