Cadence Allegro and OrCAD 17.20.013 Update
Cadence Allegro and OrCAD 17.20.013 Update | 1.2 Gb
Cadence Design Systems, Inc. has released hotfix for OrCAD Capture, PSpice Designer and PCB Designer 17.2-2016. This latest release reduces PCB development time by addressing the need to design reliable circuits for smaller, more compact devices.
Cadence OrCAD, Allegro, and Sigrity technologies and solutions provide unique, cost-effective, and scalable capabilities for designing some of the electronics industry's market-leading products.
With industry-proven OrCAD solutions, you get affordable yet sophisticated PCB technology, right from your desktop. Allegro PCB design solutions enable a constraint-driven design flow, from concept to manufacturing. Unique Sigrity technology provides the only proven path for system-level, power-aware signal integrity (SI)/simultaneous switching noise (SSN) compliance.
02-17-2017
=======================================================================================
CCRID Product ProductLevel2 Title
========================================================================================
1567741 ADW COMPONENT_BRO The PPL_list never gets read when using a saveconf.ctr located in the global site.cpm
1697109 ALLEGRO_EDITOR ARTWORK Artwork not showing padstacks for the soldermask layer
1682297 ALLEGRO_EDITOR DATABASE Derived padstack and associated padshapes not updated when design is upreved for compatibility with the current version
1697309 ALLEGRO_EDITOR DATABASE PCB Editor 17.2 uprev changes NC pins from non-plated to plated
1698624 ALLEGRO_EDITOR DATABASE Opening 16.6 board in 17.2 converts non-plated holes to plated
1697092 ALLEGRO_EDITOR OTHER axlDBViaStack crashes PCB Editor session and corrupts the board
1687819 ALLEGRO_EDITOR UI_GENERAL Change in Region and Language settings of Windows impacts decimal character in Padstack Editor
1696637 ALLEGRO_EDITOR UI_GENERAL Padstack Editor uses Region and Language settings for the decimal symbol
1699326 ALLEGRO_EDITOR UI_GENERAL Padstack Editor follows the geographical area rules set in the Control Panel while PCB Editor does not
1616138 ALTM_TRANSLATOR PCB_EDITOR Board file imported from third-party tool to PCB Editor has the shapes but not the components
1666020 ALTM_TRANSLATOR PCB_EDITOR Board converted from a third-party tool to PCB Editor has missing components
1690448 CAPTURE CORRUPT_DESIG Corrupt design: nets in this design are not displayed when running Edit - Browse - Nets
1690455 CAPTURE CORRUPT_DESIG Corrupt design: all the nets in this design are not displayed when running Edit - Browse - Nets
1684180 CONCEPT_HDL CORE Message should indicate that the user needs to reload the design after setting SET STICKY_OFF
1695987 CONCEPT_HDL CORE $PN placement in DE-HDL during part development is not following mouse placement
1688287 CONSTRAINT_MGR DATABASE PCB Editor crashing while adding a net to a net group.
1675013 ORBITIO ALLEGRO_SIP_I Failed to import brd file
1698968 SIP_LAYOUT 3D_VIEWER 3D viewer shows keepin and not design outline.
1699884 SIP_LAYOUT ASSY_RULE_CHE SiP Layout crashes on using Assembly Rules Checker
1689969 SIP_LAYOUT DIE_EDITOR SiP Layout crashes when moving dies using relative coordinates
1696239 SIP_LAYOUT DIE_EDITOR When using the Die-stack Editor to move and stretch wires, SiP Layout crashes
1695372 SIP_LAYOUT REPORTS Running the Metal Usage reports fails on the Primary side.
=======================================================================================
CCRID Product ProductLevel2 Title
========================================================================================
1567741 ADW COMPONENT_BRO The PPL_list never gets read when using a saveconf.ctr located in the global site.cpm
1697109 ALLEGRO_EDITOR ARTWORK Artwork not showing padstacks for the soldermask layer
1682297 ALLEGRO_EDITOR DATABASE Derived padstack and associated padshapes not updated when design is upreved for compatibility with the current version
1697309 ALLEGRO_EDITOR DATABASE PCB Editor 17.2 uprev changes NC pins from non-plated to plated
1698624 ALLEGRO_EDITOR DATABASE Opening 16.6 board in 17.2 converts non-plated holes to plated
1697092 ALLEGRO_EDITOR OTHER axlDBViaStack crashes PCB Editor session and corrupts the board
1687819 ALLEGRO_EDITOR UI_GENERAL Change in Region and Language settings of Windows impacts decimal character in Padstack Editor
1696637 ALLEGRO_EDITOR UI_GENERAL Padstack Editor uses Region and Language settings for the decimal symbol
1699326 ALLEGRO_EDITOR UI_GENERAL Padstack Editor follows the geographical area rules set in the Control Panel while PCB Editor does not
1616138 ALTM_TRANSLATOR PCB_EDITOR Board file imported from third-party tool to PCB Editor has the shapes but not the components
1666020 ALTM_TRANSLATOR PCB_EDITOR Board converted from a third-party tool to PCB Editor has missing components
1690448 CAPTURE CORRUPT_DESIG Corrupt design: nets in this design are not displayed when running Edit - Browse - Nets
1690455 CAPTURE CORRUPT_DESIG Corrupt design: all the nets in this design are not displayed when running Edit - Browse - Nets
1684180 CONCEPT_HDL CORE Message should indicate that the user needs to reload the design after setting SET STICKY_OFF
1695987 CONCEPT_HDL CORE $PN placement in DE-HDL during part development is not following mouse placement
1688287 CONSTRAINT_MGR DATABASE PCB Editor crashing while adding a net to a net group.
1675013 ORBITIO ALLEGRO_SIP_I Failed to import brd file
1698968 SIP_LAYOUT 3D_VIEWER 3D viewer shows keepin and not design outline.
1699884 SIP_LAYOUT ASSY_RULE_CHE SiP Layout crashes on using Assembly Rules Checker
1689969 SIP_LAYOUT DIE_EDITOR SiP Layout crashes when moving dies using relative coordinates
1696239 SIP_LAYOUT DIE_EDITOR When using the Die-stack Editor to move and stretch wires, SiP Layout crashes
1695372 SIP_LAYOUT REPORTS Running the Metal Usage reports fails on the Primary side.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry.
Product: Cadence Allegro and OrCAD (Including EDM)
Version: 17.20.013 Update
Supported Architectures: 64bit
Website Home Page : www.cadence.com
Language: english
System Requirements: PC
Supported Operating Systems: Windows 7even / 8 / 10 / 2008 Server R2 / 2012 Server
System Requirements: Cadence Allegro and OrCAD (Including EDM) version 17.20.001-2016 and above
Size: 1.2 Gb
Please visit my blog
Added by 3% of the overall size of the archive of information for the restoration
No mirrors please
![Cadence Allegro and OrCAD 17.20.013 Update]()
Added by 3% of the overall size of the archive of information for the restoration
No mirrors please
Cadence Allegro and OrCAD 17.20.013 Update
